



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/022,943	12/18/2001	Paul Edward Gorday	CM03638J	2584
7590	02/01/2006		EXAMINER	
Andrew S. Fuller Motorola, Inc. Law Department 8000 West Sunrise Boulevard Fort Lauderdale, FL 33322			AGHDAM, FRESHTEH N	
			ART UNIT	PAPER NUMBER
			2631	

DATE MAILED: 02/01/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

AA

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>
	10/022,943	GORDAY ET AL.
	<b>Examiner</b>	<b>Art Unit</b>
	Freshteh N. Aghdam	2631

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 29 November 2005.
- 2a) This action is FINAL.                            2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-21 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-21 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                    | Paper No(s)/Mail Date. _____.   |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____. | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
|   | 6) <input type="checkbox"/> Other: _____.                                   |

## DETAILED ACTION

### ***Response to Arguments***

Applicant's arguments, see pages 9-10, filed 11/29/2005, with respect to the rejection(s) of claim(s) 1-20 under Maru (US 2002/0031109) and Ramberg et al (US 6,741,638) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Jones et al (US 6,108,317) and Kamerman et al (US 5,909,462).

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-2, 4-5, 7-8, 11,14, 16-21 are rejected under 35 U.S.C. 102(e) as being anticipated by Jones et al (US 6,108,317).

As to claims 1 and 14, Jones teaches a transmitter (Fig. 7B1) for generating first and second modulation signals in response to first and second input data symbols (i.e. in-phase and quadrature components) in a communication system comprising: a transmit memory for storing (i.e. loading) a code sequence (i.e. mother or master code

sequence; Col. 19, Lines 1-14); a first circular shifting means for circular shifting said code sequence by a first circular shift, said first circular shift being determined by said first data symbol, said first shifting means being coupled to said mother code sequence generator; and a second circular shifting means for reversing said code sequence and circular shifting the reversed code sequence by a second circular shift, said second shifting means being coupled to said mother code sequence generator and generating a second encoded sequence (Fig. 7B1; Col. 19, Lines 1-31 and 60-67).

As to claim 2, Jones further teaches a quadrature modulator (QPSK) for generating transmitted modulated signal in response to the first and second modulation signals (Fig. 7A; Col. 18, Lines 7-55).

As to claims 4 and 16, Jones further teaches a means for converting an input bit stream into a sequence of first and second input data symbols (Fig. 7B1, means 464, 508, and 510) and the receiver further comprising a means for converting said first and second output data symbols into an output chip stream (Fig. 4B2, means 302; Col. 12, Lines 1-28).

As to claim 5, Jones further teaches the code sequence comprises M-chips, and said transmitter memory comprises an M-chip shift register for circular shifting the code sequence (Fig. 7B2, means 448; Col. 19, Lines 1-31).

As to claims 7 and 17, Jones teaches a receiver for decoding a modulated signal comprising: a receiver memory for storing a code sequence (Fig. 4B2, means 272); a first correlator (means 274) coupled to the receiver memory for determining the correlation between a circular shifted version of the code sequence and the modulated

signal; and a second correlator (means 275) coupled to the receiver memory for determining the correlation between reciprocal (i.e. first in last out register) of a circular shifted version of the code sequence and the modulated signal (Col. 11, Lines 34-67; Col. 12, Lines 1-29; Col. 21, Lines 1-30).

As to claims 8, 18, and 19, Jones further teaches an M-chip shift register for storing and circular shifting an M-chip code sequence (Fig. 9, C1-CN); an M-chip register for storing the modulated signal (Fig. 9, R1-RN); a first multiplier means (Fig. 9) for multiplying the code sequence stored in the M-chip shift register by the modulated signal stored in the M-chip register to generate first multiplier output (Fig. 4B2, 4c, and 9); a first summer for summing the first multiplier outputs to produce a first correlation signal (Fig. 4c and 9, means 352 and 354); a second multiplier means for multiplying the reverse of the code sequence stored in the M-chip shift register by the modulated signal stored in the M-chip complex register to generate second multiplier outputs (Fig. 4B2, 4c, and 9; Col. 12 Lines 1-35; Col. 13, Lines 1-25).

As to claim 11, Jones teaches a transmitter (Fig. 7B1) for generating first and second modulation signals in response to first and second input data symbols (i.e. in-phase and quadrature components) in a communication system comprising: a transmit memory for storing (i.e. loading) a code sequence (i.e. mother or master code sequence; Col. 19, Lines 1-14); a first circular shifting means for circular shifting said code sequence by a first circular shift, said first circular shift being determined by said first data symbol, said first shifting means being coupled to said mother code sequence generator; and a second circular shifting means for reversing said code sequence and

circular shifting the reversed code sequence by a second circular shift, said second shifting means being coupled to said mother code sequence generator and generating a second encoded sequence (Fig. 7B1; Col. 19, Lines 1-31 and 60-67); a receiver for decoding a modulated signal comprising: a receiver memory for storing a code sequence (Fig. 4B2, means 272); a first correlator (means 274) coupled to the receiver memory for determining the correlation between a circular shifted version of the code sequence and the modulated signal; and a second correlator (means 275) coupled to the receiver memory for determining the correlation between reciprocal (i.e. first in last out register) of a circular shifted version of the code sequence and the modulated signal (Col. 11, Lines 34-67; Col. 12, Lines 1-29; Col. 21, Lines 1-30).

As to claim 20, Jones further teaches receiving a modulated signal (Fig. 4); and downconverting the modulated signal in a quadrature downconverter to obtain an inphase and quadrature components representing the real and imaginary parts, respectively, of said complex pulse code modulated signal (Fig. 4a, means 198; Co. 8, Line 67; Col. 11, Lines 34-39).

As to claim 21, Jones further teaches passing the modulated signal through a matched filter (Fig. 4B1, CMF, means 262 and 263).

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 3, 6, 12, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jones et al.

As to claims 3 and 15, Jones further teaches a phase shifter for phase shifting the in-phase and quadrature signals; first multiplier for multiplying the in-phase signal and the first modulation signal to produce an in-phase signal component; a second multiplier for multiplying the quadrature signal and the second modulation signal to produce a quadrature signal component; and a summer for summing the in-phase and quadrature signal components together to produce an output signal (Fig. 7B3). Jones is silent about a radio frequency signal generator for generating in-phase and quadrature radio frequency signals. One of ordinary skill in the art would clearly recognize that it is a design choice as to whether first upconverting the carrier reference signal to radio frequency signal and then obtaining the output quadrature modulated signal or to obtain the output quadrature modulated signal in intermediate frequency and then upconverting it to a radio frequency signal before transmission.

As to claim 6, Jones further teaches a pulse shaping filters for converting the first and second encoded sequences into said first and second modulation signals (Fig. 7B3; Col. 18, Lines 19-37). Jones is silent about first and second pulse shaping filters for first

and second signal branches. One of ordinary skill in the art would clearly recognize that it is obvious to have two pulse shaping filters for the in-phase and quadrature signal components to pulse shape the in-phase and quadrature signal components.

As to claim 12, Jones teaches a transmitter (Fig. 7B1) for generating first and second modulation signals in response to first and second input data symbols (i.e. in-phase and quadrature components) in a communication system comprising: a transmit memory for storing (i.e. loading) a code sequence (i.e. mother or master code sequence; Col. 19, Lines 1-14); a first circular shifting means for circular shifting said code sequence by a first circular shift, said first circular shift being determined by said first data symbol, said first shifting means being coupled to said mother code sequence generator; and a second circular shifting means for reversing said code sequence and circular shifting the reversed code sequence by a second circular shift, said second shifting means being coupled to said mother code sequence generator and generating a second encoded sequence (Fig. 7B1; Col. 19, Lines 1-31 and 60-67). Jones is silent about a bi-directional register operable to store the encoded signal allowing the sequence to be read in either a forward or a reverse direction, said bidirectional register having first and second read directions; and a selector operable to select said first and second read directions according to whether said encode sequence corresponds to said first or second data symbol. One of ordinary skill in the art would clearly recognize that since Jones does spread the incoming inphase and quadrature signal components by using the circular shifted code sequence for the inphase signal component and the reciprocal of the circular shifted of the same code sequence for the quadrature signal

component, using a bidirectional register and a selector to obtain the forward and reverse code sequences seems obvious specially because using a bidirectional register is well known in the art.

Claims 9 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jones et al, and further in view of Kamerman et al (US 5,909,462).

As to claim 9, Jones teaches all the subject matters claimed above, except for a first peak detector for detecting a peak in the first correlation signal; means responsive to the first peak detector and the receiver memory for recovering the first output data symbol; a second peak detector for detecting a peak in the second correlation signal; and means responsive to the peak detector and the receiver memory for recovering the second output symbol. Kamerman teaches a receiver comprising a first peak detector (i.e. in-phase component) for detecting a peak in the first correlation signal (Fig. 3); means responsive to the first peak detector and the receiver memory for recovering the first output data symbol; a second peak detector (i.e. quadrature component) for detecting a peak in the second correlation signal; and means responsive to the peak detector and the receiver memory for recovering the second output symbol (Fig. 3, means 345, 360, and 365; Col. 9, Lines 9-21). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Kamerman with Jones in order to allow the receiver to detect the data contained in the data more reliably under the degraded channel conditions (Abstract).

As to claim 13, Jones further teaches an M-chip shift register for storing and circular shifting an M-chip code sequence (Fig. 9, C1-CN); an M-chip register for storing the

modulated signal (Fig. 9, R1-RN); a first multiplier means (Fig. 9) for multiplying the code sequence stored in the M-chip shift register by the modulated signal stored in the M-chip register to generate first multiplier output (Fig. 4B2, 4c, and 9); a first summer for summing the first multiplier outputs to produce a first correlation signal (Fig. 4c and 9, means 352 and 354); a second multiplier means for multiplying the reverse of the code sequence stored in the M-chip shift register by the modulated signal stored in the M-chip complex register to generate second multiplier outputs (Fig. 4B2, 4c, and 9; Col. 12 Lines 1-35; Col. 13, Lines 1-25). Jones is silent about a bi-directional register operable to store the encoded signal allowing the sequence to be read in either a forward or a reverse direction, said bidirectional register having first and second read directions; and a selector operable to select said first and second read directions according to whether said encode sequence corresponds to said first or second data symbol; and a peak detector for detecting a peak in the correlation signal and means responsive to said peak detector and the M-chip shift register for recovering the data value. One of ordinary skill in the art would clearly recognize that since Jones does spread the incoming inphase and quadrature signal components by using the circular shifted code sequence for the inphase signal component and the reciprocal of the circular shifted of the same code sequence for the quadrature signal component, using a bidirectional register and a selector to obtain the forward and reverse code sequences seems obvious specially because using a bidirectional register is well known in the art. Kamerman teaches a receiver comprising a peak detector for detecting a peak in the correlation signal (Fig. 3); means responsive to the peak detector and the receiver

memory for recovering the output data symbol (Fig. 3, means 345, 360, and 365; Col. 9, Lines 9-21). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Kameran with Jones in order to allow the receiver to detect the data contained in the data more reliably under the degraded channel conditions (Abstract).


### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Freshteh N. Aghdam whose telephone number is (571) 272-6037. The examiner can normally be reached on Monday through Friday 9:00-5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mohammad Ghayour can be reached on (571) 272-3021. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Freshteh Aghdam  
January 29, 2006

  
KEVIN BURD  
PRIMARY EXAMINER